University of Central Florida

STARS
UCF Patents

Technology Transfer

6-1-1993

Method and Apparatus for multiple bit encoding and decoding of
data through use of tree-based codes
Amar Mukherjee
University of Central Florida

Find similar works at: https://stars.library.ucf.edu/patents
University of Central Florida Libraries http://library.ucf.edu
This Patent is brought to you for free and open access by the Technology Transfer at STARS. It has been accepted for
inclusion in UCF Patents by an authorized administrator of STARS. For more information, please contact
STARS@ucf.edu.

Recommended Citation
Mukherjee, Amar, "Method and Apparatus for multiple bit encoding and decoding of data through use of
tree-based codes" (1993). UCF Patents. 325.
https://stars.library.ucf.edu/patents/325

United States Patent

Illlll llllllll Ill lllll lllll lllll
lllll lllll lllll lllll lllll llllll Ill lllll llll
US0052 l 6423A
[11]

[19]

Patent Number:
Date of Patent:

5,216,423

Mukherjee

[45]

[54]

4,853,696 8/1989 Mukherjee ............................ 341/65
4,990,910 2/1991 Takishima et al. ................... 341/79
5,021,782 6/1991 Perron et al. ..................... 341/79 X

[75]

METHOD AND APPARATUS FOR
MULTIPLE BIT ENCODING AND
DECODING OF DATA THROUGH USE OF
TREE-BASED CODES
Inventor:

[73] Assignee:

Amae Mukherjee, Maitland, Fla.

[21]

Appl. No.: 682,735

[22]

Filed:

Apr. 9, 1991

[51] Int. CI.s ........................ H03M 7/00; H03M 7/42
[52] U.S. Cl........................................ 341/79; 341/106
[58] Field of Search ................... 341/106, 79, 89, 148,
341/126, 108, 144, 155
[56]

References Cited
U.S. PATENT DOCUMENTS
3,835,467
3,883,847
3,895,185
3,921,143
4,311,989
4,475,174
4,591,829

9/1974
5/1975
7/1975
11/1975
1/1982
10/1984
5/1986

Primary Examiner-Sharon D. Logan
Attorney, Agent, or Firm-James H. Beusse
[57]

University of Central Florida,
Orlando, Fla.

Woodrum ......................... 341/79 X
Frank .............................. 341/106 X
Ramsey ............................. 341/79 X
Woodrum ......................... 341/79 X
Roux ..................................... 341/89
Kanayama ........................ 341/67 X
Takeda ............................ 341/106 X

ABSTRACT

A decoder/encoder apparatus is provided which can be
programmed to decode data and to encode data. To
encode data, a memory within the apparatus is preloaded with a first memory map which is descriptive of
a selected tree-based binary code. The first memory
map is a reverse tree representation of the selected treebased binary code. Data is then provided to the apparatus and is processed as specified by the first memory
map thus generating encoded data. To decode data, the
same memory is preloaded with a second memory map
which is descriptive of the same selected tree-based
binary code. The second memory map is a tree representation of the same selected tree-based binary code.
Encoded data is then provided to the apparatus and is
processed as specified by the second memory map thus
generating decoded data.
10 Claims, 4 Drawing Sheets
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multiple bits of the data in each memory access cycle as
METHOD AND APPARATUS FOR MULTIPLE BIT
specified by the memory map to generate decoded data.
ENCODING AND DECODING OF DATA
The preloading step includes loading a decoding tree
THROUGH USE OF TREE-BASED CODES
into the memory, the decoding tree including a root
5 node and a plurality of leaf nodes. The leaf nodes are
BACKGROUND OF THE INVENTION
mapped into the memory locations within the memory
in one to one correspondence therewith.
This invention relates in general to encoding and
decoding devices and, more particularly, to devices and
BRIEF DESCRIPTION OF THE DRAWINGS
methodology which are employed for data compression
The features of the invention believed to be novel are
10
and decompression of binary codes.
specifically set forth in the appended claims. However,
Many recent advances have been made in data storthe invention itself, both as to its structure and method
age and communications media. However, the explosive proliferation of information and the continuous
of operation, may best be understood by referring to the
growth of data applications are outgrowing technologifollowing description and accompanying drawings in
cal advances in storage devices and communication 15 which:
tools. Data compression offers an attractive approach to
FIG. 1 is a single bit tree representing a variable
alleviate many of the problems associated with data
length binary code using a prior art single bit process;
proliferation. Among its many benefits are reduction in
FIG. 2 is a prior art reverse binary tree for the tree of
data storage requirements, reduction in the cost of comFIG.1;
munication within distributed networks, reduction in 20
FIG. 3 is a 2 bit tree of the present invention correthe cost of backup and recovery in computer systems,
sponding to the 1 bit tree of FIG. 1;
increased security and efficient search operations on
FIG. 4 is a 2 bit reverse tree of the present invention
compressed index structures of files. In recent years, the
corresponding to the 1 bit reverse tree of FIG. 2;
demand for data compression and the need to develop
FIG. 5 is a 2 bit tree of the present invention for a
faster and more efficient compression methods have 25 Fibonacci code;
increased considerably due to the increased usage of
FIG. 6 is a schematic diagram of the architecture of
data compression with scientific and statistical datathe decoder/encoder apparatus of the present invenbases, document delivery systems and communication
tion;
networks.
FIG. 7 is a reverse tree for the tree of FIG. 5; and
30
FIG. 8 is a block diagram of a communications netSUMMARY OF THE INVENTION
work employing the decoder/encoder of the present
Accordingly, one object of the present invention is to
invention.
provide a encoder/decoder apparatus which operates
sufficiently fast that real time compression or decomDETAILED DESCRIPTION OF THE
35
pression can be achieved.
INVENTION
Another object of the present invention is to provide
Before discussing the decoder/encoder apparatus of
is to provide an encoder/decoder apparatus that can be
the present invention in detail, it is helpful to first underprogrammed to encode and decode different binary
stand the tree-based binary codes which the decodercodes.
In accordance with the present invention, a method is 40 /encoder apparatus employs. The term "tree-based"
code means the set of codings which can be represented
provided for encoding data in an encoder including a
by a binary tree such as that shown in FIG. 1, for exammemory having a plurality of memory locations conple. The letter characters a, b, ... g located at leaf nodes
taining data for simultaneous generation of multiple bits
2, 6, 7, 8, 9, 10 and 12 represent the symbols to be enof tree-based binary codes in a single memory access
cycle. The method includes the step of preloading the 45 coded in accordance with the particular selected code.
The root of the tree is designated as root 15. The sememory with a memory map descriptive of a selected
quence of l's and O's in the unique path from root 15 to
multiple bit tree-based binary code, the memory map
a leaf node represents the unique code for that symbol.
being a reverse tree representation of the selected multiThe relationship between the symbol and correspondple bit tree-based binary code. The method further includes the steps of providing data to the encoder, and 50 ing codes of the tree in FIG. 1 will be made clear by
Table 1 below.
encoding multiple bits of the data in each memory access cycle as specified by the memory map to generate
TABLE 1
encoded data. The preloading step includes loading an
a
010
encoding tree into the memory, the encoding tree being
b
Oil
a multiple bit reverse binary tree including a root node 55
c
100
and a plurality ofleaf nodes. The leaf nodes are mapped
d
00
e
IOI
into the memory locations within the memory in one to
f
110
one correspondence therewith.
g
1110
In another embodiment of the method of the present
invention, a method is provided for decoding data in an 60
In accordance with the code embodied in the binary
decoder including a memory having a plurality of memtree of FIG. 1, the character or symbol "a" is repreory locations, each memory location containing data for
sented by the code 010. This is derived by starting at the
simultaneous decoding of multiple bits of a tree-based
root node 15 and traversing the shortest direct path to
binary code in a single memory cycle. The method
includes the step of preloading the memory with a 65 the leaf node which represents "a", namely leaf node 6.
memory map descriptive of a selected multiple bit treeWhen traversing this path from root node 15 to leaf
based binary code. The method further includes the
node 0 to leaf node 3 and then finally to leaf node 6, it
steps of providing data to the decoder and decoding
is observed that the corresponding code is 010. This

3
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again confirms the symbol-code relationship shown in
Table I.
In a similar manner, to determine the code which
represents the symbol "g", we start at root node 15 and
proceed along the shortest direct path to the leaf node
which represents "g", namely leaf node 12. In so doing
it is seen that the code for the symbol "g" is 1110. This
again confirms the symbol-code relationship shown in
Table 1.
Tree based codes represent a large class of instantaneously decodable variable-length encoding schemes
such as Huffman codes, Shannon-Fano codes, universal
codes of Elias, the Fibonacci codes and the like. It is
noted that the code depicted in the tree diagram of FIG.
1 is a variable length Huffman code.
To understand the compression/decompression apparatus and methodology of the present invention it is
also helpful to understand reverse binary tree structures
such as that depicted in FIG. 2. The binary tree of FIG.
2 is the reverse binary tree for the tree of FIG. 1. It is
noted that the root in the reverse binary tree of FIG. 1
is different from root 15 of the binary tree of FIG. 1.
The root of the reverse binary tree of FIG. 2 is labelled
as root 12'. The leaf nodes of the reverse binary tree are
designated O', l', 2', ... 11'.
The reverse binary tree is useful in encoding or compressing symbols. To encode a symbol in accordance
with the reverse binary tree of FIG. 2, we start at a leaf
node representing that symbol and then proceed along
the shortest direct path to the root node 12'. For exampie, to encode the symbol "g'', we start at leaf node 6'
and then proceed to leaf node 5' and to leaf node 7' and
to leaf node 10' and then to root node 12'. When traversing this path it is observed that the corresponding code
to the symbol "g" is 11 IO.
For the purpose of developing multiple bit encoding
and decoding schemes which will be discussed later in
more detail, a k-bit tree associated with a code is now
defined as follows: Each edge of such k-bit tree corresponds to the encoding of a maximum of k bits of the
code. If the length of the code is n, it is represented by
a sequence of [n/k] labels in the unique path from the
root node to the leaf node of which only the last edge
leading to the leaf node could possibly have a label with
less than k bits. It will thus be appreciated that the tree
of FIG. 1 is a I bit tree. The corresponding 2 bit tree for
the same code is shown in FIG. 3. Stated alternatively,
the 2 bit tree of FIG. 3 corresponds to the I bit tree of
FIG. 1 and represents the same code. The 2 bit tree of
FIG. 3 is read in substantially the same manner as the I
bit code of FIG. 1, namely by starting at root 20 and
traversing the shortest direct path to the symbol for
which coding is desired. For example, to encode the
symbol "g", we start at root 20 and then proceed to leaf
node 25 and then to leaf node 30. In so doing, it is again
observed that the code for the symbol "g" is 1110.
In a similar manner, a k bit reverse tree is defined. In
the case of the k bit reverse tree, a sequence of O's and
l's which are read from the leaf node to the root node
specify the unique code for a particular symbol. The
reverse binary tree of FIG. 2 represents a 1 bit reverse
tree. FIG. 4 depicts the 2 bit reverse binary tree corresponding to the same code as the code represented by
the reverse binary tree of FIG. 2. The algorithm to
obtain a k bit reverse tree is very similar to the algorithm for the reverse binary tree and the complexity of
the construction is linearly proportional to the total
length of the binary codes of all the symbols.
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The 2 bit reverse tree of FIG. 4 is read in substantially
the same manner as the I bit code of FIG. 2, namely by
starting at the leaf node corresponding to the symbol for
which coding is desired and then traversing the shortest
direct path from that leaf node to the root node. For
example, to encode the symbol "g'', we start at leaf
node 45 and then proceed to node 40 and then to root
node 35. In so doing, it is once again observed that the
code for the symbol "g" is again 1110.
A memory map of a k bit decoding tree is formed as
discussed subsequently. It is assumed that there are n
nodes in a k bit decoding tree of which there are p nodes
(p<n) N1,N2, ... ,Np which are non-leaf and each having at least two child nodes. The remaining nodes Np+ i.
... Nn are either leaf nodes or non-leaf nodes with only
one child. It is assumed that the node N,{l ~i~p) has c
child nodes. From this it is clear that 1 <c~2k. Let the
leading edge to the "t th" child (1 ~t~c) have a label
L/=x1x2 ... Xs where s~k and x,{l ~i~s) is a binary
integer 0 or I. An integer B/ is associated with L/ and
is defined as:

25
The set of numbers {B1i, B2i, ... Be'} are all distinct
since the label L/ obeys the prefix property. In other
words, no label is a prefix of another label. A positive
integer
variable M; is associated with N;. A set of c
30
numbers Mem(N;) is associated with N; as
Mem(N;)={M;+B/}, t=l,2, •.. ,c.

A
·
t f· t
t th
t f
n ass1gnmen o m eger va1ues o e se s o numbers Mem(N;), i= 1 , ... p such that no two integer
values are equal will be called a memory map of the k
bit decoding tree. It is assumed that there are q unassigned leaf nodes constituting a subset of the nodes
40 (Np+'' . . . Nn)· Each of the unassigned leaf nodes is
mapped to a distinct positive integer outside the memory map. The set thus formed is called a terminal map
for the k bit tree. The union of the memory map and the
terminal map is defined to be the total memory map.
45
The following example will be helpful to further
clarify the above discussed memory mapping step. A 2
bit code corresponding to a Fibonacci code is depicted
in FIG. 5. The nodes of the tree are generally referred
to as nodes O", 1", 2" · · · 14", some of which have
50 alternative designations N1, N2, ... Ns as seen in FIG.
5. The root node is designated N1. The memory map
assigns unique positive integers to the children of nodes
Ni, N2, N3 and N4 where
35

55

60
Assigning M1=0, M2=4, M3=6 and M4=8 produces a
solution as given in FIG. 5 by the numbers adjoining
each node. For the leaf nodes, we can take the terminal
65 map to be Ns-.10, N6-+12, N1-+13 and Ns-.14 thus
producing a total map.
It is noted that for the above example, it was possible
to map all nodes of the tree (excluding the root node) to
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a set of consecutive integers. Such a map is referred to
as a "perfect map". In general, a perfect map is not
always possible. For example, the sets {M 1+0, M 1+ l,
M1+2, M1+3}, {M2+0, Mi+2} and {M3+0, M3+1}
do not produce a perfect map. An acceptable or good 5
map is one that maximizes the use of consecutive integers. Assuming that the map uses integers 0 through
N -1 with W unassigned integers, the ratio WIN will
be called the gap, g, of the map. It is noted that a perfect
map exhibits no gap. The ratio (n-1)/N is defined to be 10
the efficiency of the map. It will thus be appreciated
that for a perfect map, g=O and the efficiency= 100%.
A sufficient condition for a perfect map is known.
It is also noted that a 1 bit binary decoding tree has a
perfect map. This is so because each non-leaf node of 15
Nl, Ni, ... Np has two children corresponding to labels
0 and 1. Assigning the first p even integers (i.e. 0, 2, ••
• 2(p-1) to the left child ofN1, Ni, ... Np respectively
will result in a perfect map.
FIG. 6 shows one embodiment of the decoder/en- 20
coder architecture of the present invention as decoder/encoder device 100. It is noted that this architecture
combines both decoding and encoding features. The
decoding feature of this architecture is now discussed.
For purposes of example it is assumed that it is de- 25
sired to decode data which has been coded in accordance with the code represented in FIG. 5. Associated
with the 2 bit decoding tree of FIG. 5 representing the
selected code, a state machine is defined which includes ·
30
the following hardware as shown in FIG. 6. More particularly, device 100 includes a memory (MM) 105 having N storage locations and further including a memory
address register (MAR) 110. The memory address register (MAR) 110 is decoded to activate the word line of
35
memory (MM) 105. Device 100 includes a memory data
register 115 (MDR) and three state flip-flops designated
F, T and B and respectively labelled 120, 125 and 130.
The output of memory (MM) 105 is coupled to the input
of memory data register (MDR) 115. Device 100 also
40
includes two 2-bit shift registers A=(a1ao) and
C=(c1co) which are labelled 135 and 140, respectively.
The input string of data which is to be decoded can be
shifted either one or two bits at a time into register A
(135). Each node except the root node of the decoding 45
tree is mapped on to the memory locations in one to one
fashion in memory 105 as given by the memory map
discussed earlier. A decoder control circuit 145 generates the necessary control signals to perform timing
operations within device 100. A multiplexor 150 is cou- 50
pied between shift register (A) 135 and decoder control
145. The output of shift register (C) 140 is coupled to
one input of a two ipput adder 155. One output of decoder control circuit 145 is coupled via demultiplexor
(DMUX1) 160 to a multiplexor 165, the output of which 55
is coupled to a second input of adder 155 as shown in
FIG. 6. The output of adder 155 is coupled to an input
of memory address register (MAR) 110. One output of
DMUXl is coupled to an output buffer (SYMBOL) 170
at which the decoded symbol is provided for output. 60
For purposes of example, the memory map of the 2
bit decode tree of FIG. 5 is shown below in Table 2.
TABLE 2
MEMORY
LOCATION

NEXT
ADDRESS/SYMBOL

0

4

1

6
8

--------------------02

b

0
0
0

0
0
0

1

o

65

6
TABLE 2-continued

MEMORY
LOCATION

NEXT
ADDRESS/SYMBOL

3

g

1

4
5
6

7
11

0
0
0

e
f

1
1

10

7
8
9
10

12

11
13

14

0
0
0
0
0
0
0
0
0
0
0
0

0
I

a
d
h
b
c

12

b

1
1
1
1

0
0

1
1
0
0

1
0
0
0
0
0

Each memory word exhibits the format described as
follows. If the memory location corresponds to a terminal symbol, then the symbol (or pointer to the symbol)
is written in the symbol field and the least significant
two bits t and b are set to 1 and 0, respectively.
Each memory word exhibits the format described as
follows in Table 3.
TABLE 3
MEMORY WORD FORMAT

b

ADDRESS/SYMBOL

0

A regular non-terminal
A nonterminal with 2 backups
A nonterminal with backup 0
A nonterminal with backup I
A terminal node

--7
--7
--7
--7

0

0

0
0

0
0

0

0

0

The decoding method implemented by decoding/encoding device 100 is given below by the following
steps.
Begin
Load Memory with Memory map table; MAR-start
address of the map table
Initialize T, B and F
While {bit string to be decoded not exhausted) do
case
(F=O, B=O):
Shift two input bits to
(F=l, B=l):

shift one input bit to ai;

else:

shift one input bit to a 1
if (a1 =F) then 8()o--(l
else shift one input bit to

aO

end case
c J+-8 J; C{)4-8Q
MAR-MAR+C
Fetch Memory word:
If Tt = I then {output symbol};
MAR-start address of memory map table;
Initialize T, B, and F again}
else {MAR +- MDR [11. ..3);
F+-MDR (OJ;
B+-MDR [l];
T-MDR [2];
end

It is noted that, in decoder/encoder device 100, encoder circuitry is included together with the decoder
circuitry already discussed above. Symbols to be encoded are provided to the input of an address decoder
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175, the output of which is coupled to an input of memory address register (MAR) 110. Two outputs of demultiplexor (DMUX2) 117 are coupled to respective bit
locations in a first in first out (FIFO) shift register 180.
The encoded bit string appears at the output of FIFO 5
s~ift r~gister 100. It will be clear from the following
d1scuss10n that the encoder portion of decoder/encoder
device 100 shares much of the circuitry of device 100
which is employed for decoding operations. One output
of memory address register (MAR) 110 is coupled to an 10
input of a special end code and length code detector
185, the output of which is designated as END ENCODING. Detector 185 is capable of detecting a special end code and is further capable of performing
length code detection. Code detector 185 is coupled to 15
the input of a control flip-flop (L) 190 having two output lines which are coupled respectively to two bit
locations within FIFO register 180 as shown in FIG. 6.
The operation of the encoding process implemented
in the memory-based hardware decoder/encoder de- 20
vice 100 of FIG. 6 depends in part on the concept of the
reverse binary tree discussed earlier. For discussion
purposes, the reverse tree of FIG. 7 will be employed.
The tree of FIG. 7 is the reverse tree for the 2 bit code
represented by the binary tree of FIG. 5. The nodes of 25
the reverse tree are generally referred to as nodes O'",
l'", 2'" ... 10"' as seen in FIG. 7. The root node is
·
designated 10"'.
In accordance with the invention, each node of the
reverse tree of a selected binary code is mapped onto a 30
unique address in memory (MM) 105. This address can
be arbitrary, but to simplify the address decoding hardware in one embodiment of the invention, the fixed
length binary word representing the symbol is taken to
be the memory location associated with that symbol. 35
Thus, for the example of FIG. 7, which is a reverse
binary tree for the code represented in the binary tree of
FIG. 5, we associate address O'" through 7"' to symbols
a, b, c, d, e, f, g and h, respectively and then assign
address 8'" through 10"' to the remaining nodes. Each 40
memory word includes two fields, namely, the "next
address field" and the "encoded bit" field. The next
a?dress field for ~he r?ot node 10"' is filled with a special code for des1gnatmg the end of the encoding process. The next address field of any node other than the 45
root node is the address of its parent node. A tag bit L
when set to l, indicates that only the least significant
one bit has. to be taken as the label of the edge. For
example, this happens only for the transition from node
9"' to node 10"'.
50
The encoding method implemented by decoding/encoding device 100 _is given below by the following
steps. The symbol to be encoded is used as the initial
address to fetch the first encoded field. Thereafter, it
proceeds to the next address and reads out the encoded 55
bit or bit pair. The process is repeated unless the next
address field of the root node is reached indicating end
of the encoding process for that symbol. The next symbol is then read from the input buffer (not shown) coupled to the input of address decoder 175 and the entire 60
process is repeated. The memory map for the reverse
tree of FIG. 7 is shown below in Table 4. Table 4 is
alternatively referred to as the encoder table.
TABLE
4 _ _ _ _ _ _ _ _ 65
--::-----:-----,;..,;;;~.::;...;_
Present Address

Next Address

Encoded bit(s)

0

4
8

01

I

oo

8
TABLE 4-continued
Present Address

Next Address

Encoded bit(s)

2
3
4
5
6
7
8
9
10

5
6
6
9
10
5
9
10
special code

10
10
()()

01

II
00
00
01
()()

The decoder and encoder structures described above
are advantageously combined together in a single architecture in the decoder/encoder device 100 of the present invention. In fact, in a preferred embodiment, these
decoder and encoder structures are combined into a
single VLSI chip including the circuit elements set
forth in FIG. 6. To operate decoder/encoder device
100, the decoder 2 bit tree and its reverse tree are preloaded into memory (MM) 105. If there is any gap in the
decoder memory map stored in memory 105, this memory space is utilized by the encoder memory map since
many of its non-leaf nodes can be freely placed anywhere in memory 105. The beginning addresses of these
tables are made available to the global control represented as control 195 in FIG. 6.
When the DIE (decode/encode) signal which is provided to demultiplexor (DMUX2) 117 is set to 1, device
10 acts as a decoder. If the DIE signal is set to O then
device 100 acts as an encoder.
'
The decoder operation function as follows. Flip flops
T, B and F are preset by reading a memory word from
a specified location. The decoder control circuit 145
then generates a shift signal to read one or two bits from
the input bit string received by shift register (A) 135.
The input bit string is thus assembled into a number C
that is added to the next address in adder 155. The
demultiplexor (DMUX2) 117 selects t and b bits to the
control which along with the f bit information is able to
generate all local control signals. If a terminal symbol is
reached, the demultiplexor (DMUXI) 16 sends the contents of memory data register (MDR) 115 (excluding
the three least significant bits) to the output buffer
(SYMBOL) 170. It will thus be appreciated that the
hardware shown in FIG. 6 implements the steps of the
decoding method discussed earlier.
The encoder operation functions as follows. For the
encoding operation, the input symbols are used to access memory (MM) 105 via address decoder 175. The
two least significant bits of the memory data register
(MDR) 115 are selected for output to the FIFO register
180. The control flip-flop (L) 190, set by the length code
detector 185, allows reading only one or two bits into
~IFO register 180 depending on the length of the label
m the reverse tree as discussed earlier. It is noted that
during the encoding operation the adder circuit 155 can
be bypassed since the next address is directly read from
memory data register (MDR) 115. During encoding,
the address computation and the memory access can be
readily pipelined for successive pairs of bits to be de~oded to ac?ieve high throughput. Although a 2 bit
1mplementat10n of decoder/encoder device 100 has
been discussed above, device 100 is easily reconfigured
to perform single bit decoding/encoding. Embodiments
of the invention having bit widths other than 1 or 2 can
also . be im~lemented consistent with the teachings
herem. To implement decoding/encoding of a I bit

9

5,216,423

wide code, the l bit binary tree and 1 bit reverse binary
tree is employed consistent with earlier discussion. In
such an embodiment, the addition cycle can be avoided
for next address computation in the decoder by shifting
the next address left one bit and by appending rather 5
than adding, the terminal bit. It is noted that in this case,
the backup bit is not required. The next address is half of
the original address. In such an embodiment, flip flops
T, B and CH are not required since both encoding and
10
decoding processes handle one bit in every cycle.
FIG. 8 shows a communications network which employs a encoder/decoder device 100 coupled via a communications link 200 to an encoder/decoder device 205
which is substantially identical to device 100. Communications link 205 is a wire-line, radio, optical, satellite 15
microwave or other link which is capable of transmitting and receiving data. Each of devices 100 and 205
operate in the manner discussed earlier. The method of
programming device 100 to encode and decode a particular type of binary code has already been discussed 20
detail. In the communications network of FIG. 8, each
of decoder/encoder devices 100 and 205 are programmed to decode and encode the same code. In this
manner devices 100 and 205 can communicate with
each other. When device 100 is sending a message to 25
device 205, device 100 encodes the message before
sending the message over link 200 to device 205. When
device 205 receives the message, device 205 decodes the
message. Similarly, when device 205 is sending a message to device 100, device 205 encodes the message 30
before sending the message over link 200 to device 100.
When device 100 receives the message, device 100 decodes the message in the manner described earlier. As
long as devices 100 and 205 are programmed to used the
same binary code on each end of the link, devices 100 35
and 205 can communicate. It will be appreciated that
other like decoder/encoder devices can be readily
added to the communications network depicted in FIG.
8.
It is noted that the decoder/encoder device hardware 40
described above is programmable in the sense that any
tree-based code (Huffman, Shannon-Fano, Elias, etc.)
can be implemented on the same hardware. The required preprocessing step includes preloading memory
(MM) 105 with the appropriate memory maps for the 45
particular selected code. In actual practice, memory
maps for several different binary codes may be loaded
simultaneously in memory. Switching from one code to
another is accomplished by making the starting addresses of such different maps available to the control 50
circuitry within device 100. In this manner, it is seen
that the architecture of device 100 is readily adaptable
to adaptive codes. More particularly, this is accomplished by employing a two port memory as memory
105. The write port of such two port memory is used to 55
load to a different part of memory an updated memory
map computed by a host processor (not shown, but
coupled to device 100) based on the most recent statistics of the frequency of distribution of symbols. At
appropriate intervals of time, the status of the read and 60
write ports are switched thus adapting to new codes.
For an arbitrary k, the average height of the decoder
tree will be reduced by a factor of l/k and the size of
the memory map will be decreased by a factor !k with
an increase in word size by log2k additional bits. A 65
speedup of k in the decoding/encoding process compared to the case of k= l will occur in most situations,
where k bits are processed in each cycle, such as a
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memory access cycle in the case of a computer implemented process. It is noted that s=log2k bits bi, b2, ...
bs are required to indicate the possibility of a potential
backup with 0, 1, 2 ••• k-1 bits in the decoder and the
same number of control bits L are required to indicate
how many of the encoded bits represent valid output
bits. The reading of the input bits to the input buffer
(not shown) coupled to address decoder 175 can be
handled by a shifter which can shift 1, 2, 3, ... k bits,
etc. Thus, even if it is assumed that the cost of control
circuits is linearly proportional to k, a linear speedup in
throughput can be achieved with a factor of 2k in savings of memory space.
While a method for encoding and decoding has been
described above, it is clear that apparatus for encoding
and decoding data has also been described. In summary,
the encoder apparatus for encoding data includes a
receiving circuit for receiving the data to be encoded.
The encoder apparatus further includes a memory having a plurality of memory locations and a preloading
circuit coupled to the memory. The preloading circuit
loads the memory with a memory map which is descriptive of a selected tree-based binary code. The memory
map thus loaded is a reverse tree representation of the
selected tree-based binary code. The encoder apparatus
further includes a processing circuit, coupled to the
memory, for processing the data as specified by the
memory map to encode the data, thus generating encoded data. The preloading circuit includes circuitry
for loading an encoding tree into the memory wherein
the encoding tree is a reverse tree including a root node
and a plurality ofleaf ~odes. The leaf nodes are mapped
into memory locations within the memory in one to one
correspondence therewith.
Also in summary, the decoder apparatus for decoding
data includes a receiving circuit for receiving data to be
encoded and a memory including a plurality of memory
locations. The decoder apparatus further includes a
preloading circuit, coupled to the memory, for preloading the memory with a memory map descriptive of a
selected tree-based binary code. The memory map is a
tree representation of the selected tree-based binary
code .. The apparatus also includes a processing circuit,
coupled to the memory, for processing the data as specified by the memory map to decode the data thus generating decoded data. The preloading circuit includes
circuitry for loading a decoding tree into the memory,
such decoding tree including a root node and a plurality
of leaf nodes. The leaf nodes are mapped into the memory locations within the memory in one to one correspondence therewith.
The foregoing describes a memory based decoder/encoder architecture and method of operation which
are advantageously employed for the real-time compression/decompression of data. The decoder/encoder
apparatus can be programmed to encode and decode
different binary codes. The decoder/encoder device is
readily fabricated in a VLSI implementation since the
device employs standard modules such as a memory,
adder, shift register, multiplexors and demultiplexors as
building blocks. The speed at which the device encodes
or decode depends on the size of the memory employed.
The decoder/encoder device may advantageously be
employed in space communication, image data compression, and text and scientific data compression.
While only certain preferred features of the invention
have been shown by way of illustration, many modifications and changes will occur to those skilled in the art.
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It is, therefore, to be understood that the present claims
are intended to cover all such modifications and
changes which fall Within the true spirit of the inventi on.
What is claimed is:
1. A method for encoding data in an encoder, said
encoder including a memory having a plurality of memory locations containing data for simultaneous generation of multiple bits of tree-based binary codes in a
single memory access cycle, said method comprising
the steps of:
preloading said memory with a memory map descriptive of a selected multiple bit tree-based binary
code, said memory map being a reverse tree representation of said selected multiple bit tree-based
binary code;
providing data to said encoder; and
encoding multiple bits of said data in each memory
access cycle as specified by said memory map to
generate encoded data.
2. The method of claim 1 wherein said preloading
step comprises loading an encoding tree into said memory, said encoding tree being a multiple bit reverse
binary tree including a root node and a plurality of leaf
nodes, said leaf nodes being mapped into said memory
locations within said memory in one to one correspondence therewith.
3. A method for decoding data in an decoder, said
decoder including a memory having a plurality of memory locations, each memory location containing data for
simultaneous decoding of multiple bits of a tree-based
binary code in a single memory access cycle, said
method comprising the steps of:
preloading said memory with a memory map descriptive of a selected multiple bit tree-based binary
code;
providing data to said decoder; and
decoding multiple bits of said data in each memory
access cycle as specified by said memory map to
generate decoded data.
4. The method of claim 3 wherein said preloading
step comprises loading a multiple bit binary decoding
tree into said memory, said decoding tree including a
root node and a plurality of leaf nodes, said leaf nodes
being mapped into said memory locations within said
memory in one to one correspondence therewith.
5. A method for decoding and encoding data in an
decoder/encoder, said decoder/encoder including a
memory, said method comprising the steps of:
preloading said memory with a first memory map
descriptive of ~ selected tree-based binary code,
said first memory map being a multiple bit reverse
tree representation of said selected tree-based binary code;
preloading said memory with a second memory map
descriptive of said selected multiple bit binary treebased binary code, said second memory map being
a tree representation of said selected tree-based
binary code;
providing first data to said decoder/encoder;
encoding said first data as specified by said first memory map;
providing second data to said decoder/encoder; and
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decoding said second data as specified by said second
memory map.
6. An encoder apparatus for encoding data comprising:
means for receiving data to be encoded;
a memory including a plurality of memory locations;
preloading means, coupled to said memory, for preloading said memory with a memory map descriptive of a selected tree-based binary code, said memory·map being a multiple bit reverse tree representation of said selected tree-based binary code; and
processing means, coupled to said memory, for processing said data as specified by said memory map
to encode said data.
7. The encoder apparatus of claim 6 wherein said
preloading means further includes means for loading an
encoding tree into said memory, said encoding tree
being a multiple bit reverse tree including a root node
and a plurality of internal and leaf nodes, at least some
of said internal nodes and said leaf nodes being mapped
into said memory locations within said memory in one
to one correspondence therewith.
8. An decoder apparatus for decoding data comprising:
means for receiving data to be decoded;
a memory including a plurality of memory locations;
preloading means, coupled to said memory, for preloading said memory with a memory map descriptive of a selected tree-based binary code, said memory map being a multiple bit tree representation of
said selected tree-based binary code; and
processing means, coupled to said memory, for processing said data as specified by said memory map
to decode said data.
9. The apparatus of claim 8 wherein said preloading
means further includes means for loading a decoding
tree into said mem.ory, said decoding tree including a
root node and a plurality of leaf nodes, said leaf nodes
being mapped into said memory locations within said
memory in one to one correspondence therewith.
10. A decoder/encoder apparatus for decoding and
encoding data comprising:
first receiving means for receiving first data to be
encoded;
second receiving means for receiving second data to
be decoded;
a memory;
first preloading means, coupled to said memory, for
loading said memory with a first memory map
descriptive of a selected tree-based binary code,
said first memory map being a multiple bit reverse
tree representation of said selected tree-based binary code;
second preloading means, coupled to said memory,
for loading said memory with a second memory
map descriptive of said selected tree-based binary
code, said second memory map being a multiple bit
tree representation of said selected tree-based binary code; and
processing means, coupled to said memory, for processing said first data as specified by said first memory map to encode said data and for processing said
second data as specified by said second memory
map to decode the data.
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